SHEET	~ 1	OF	
311661	. 1	OI.	

												
INFORMATION DISCLOSURE			ATTY. DOCKET NO.	s	SERIAL NO.							
CITATION IN AN			50006-188		1.1.							
					10178	724	0					
APPLICATION				1 '		, .						
				•	APPLICANT							
			Hans Jurgen MATTAUSCH, et al.									
(PTO-1449)			February 27, 2004 GROUP 2/8 9			•						
			·	***				210 1				
U.S. PATENT DOCUMENTS												
EXAMINER'S		Document Number Publication Date		Name of Patentee or Applicant of Cited			Pages, Columns, Lines, Where					
INITIALS	CITE NO.	Number-Kind Code2 (# known)	MM-DD-YYYY	Document		Relevant Passages or Relevant						
	NO.							rigures A	Figures Appear			
		US							•			
		US										
	<u> </u>	US										
	 	US				-						
		US										
	<u> </u>	US										
		US										
	ļ	US		·								
	<u> </u>	US										
	L	US		50051011 017	THE BOOK STATE							
EXAMINER'S	· · · ·	T ==	roine Patent Desurrent	Publication Date	ENT DOCUMENTS	r						
INITIALS	1	Foreign Patent Document Publication Country Codes - Number 4 - Kind MM-DD-Y		Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines Where Relevant		Translation					
	NO.		Codes (if known)	William Borrer	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Figures Appear		ear				
								Yes	No			
	ļ	1										
		<u> </u>										
	L	<u> </u>		<u> </u>								
EVALUEDIA		1			, Title, Date, Pertinent Pages, E							
EXAMINER'S INITIALS	CITE	ioum	de name of the author (in	CAPITAL LETTERS), title of the article (when approp	priate), title o	f the item (bo	ok, magazin	₽,			
INITIALS CITE journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.												
1/1/		H.J.	MATTAUSCH, "Hierarchic	al architecture for ar	ea-efficient integrated N-port me	emories with	atency-free n	nulti-gigabit i	oer .			
W		seco	H.J. MATTAUSCH, "Hierarchical architecture for area-efficient integrated N-port memories with latency-free multi-gigabit per second access bandwidth", Electronics Letters, 19th August 1999, Vol. 35, No. 17, pages 1-2.									
W,		Vol.	N. OMORI et al., "Compact central arbiters for memories with multiple read/write ports", Electronics Letters, 21st June 2001, Vol. 37, No. 13, pages 811-813 (w/ English Translation).									
		H.J. MATTAUSCH, "Area-Efficient Multi-Port SRAMs for On-Chip Data-Storage with High Random-Access Bandwidth and Large Storage Capacity", IEICE Trans. Electron., Vol. E84-C, No. 3, March 2001, pages 410-418.										
V			1									
EXAMPLER) DATE CONSIDERED												
// lon /0/s/el l 26/06</td												
EXAMINER: Initial if reference considered whether or not citation is in conformance with MPEP 609. Drawline through citation if not in conformance and not considered												

Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.